JPS6357809B2 - - Google Patents

Info

Publication number
JPS6357809B2
JPS6357809B2 JP55093931A JP9393180A JPS6357809B2 JP S6357809 B2 JPS6357809 B2 JP S6357809B2 JP 55093931 A JP55093931 A JP 55093931A JP 9393180 A JP9393180 A JP 9393180A JP S6357809 B2 JPS6357809 B2 JP S6357809B2
Authority
JP
Japan
Prior art keywords
clock
circuit
output
input
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55093931A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5719824A (en
Inventor
Ryozo Yoshino
Akira Yamagiwa
Takashi Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP9393180A priority Critical patent/JPS5719824A/ja
Publication of JPS5719824A publication Critical patent/JPS5719824A/ja
Publication of JPS6357809B2 publication Critical patent/JPS6357809B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP9393180A 1980-07-11 1980-07-11 Clock switching circuit Granted JPS5719824A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9393180A JPS5719824A (en) 1980-07-11 1980-07-11 Clock switching circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9393180A JPS5719824A (en) 1980-07-11 1980-07-11 Clock switching circuit

Publications (2)

Publication Number Publication Date
JPS5719824A JPS5719824A (en) 1982-02-02
JPS6357809B2 true JPS6357809B2 (en]) 1988-11-14

Family

ID=14096171

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9393180A Granted JPS5719824A (en) 1980-07-11 1980-07-11 Clock switching circuit

Country Status (1)

Country Link
JP (1) JPS5719824A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008287462A (ja) * 2007-05-17 2008-11-27 Nec Electronics Corp エミュレータ及びエミュレーション方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4695373B2 (ja) * 2004-10-05 2011-06-08 ルネサスエレクトロニクス株式会社 メモリテスト回路及びメモリテスト方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008287462A (ja) * 2007-05-17 2008-11-27 Nec Electronics Corp エミュレータ及びエミュレーション方法

Also Published As

Publication number Publication date
JPS5719824A (en) 1982-02-02

Similar Documents

Publication Publication Date Title
US9805778B2 (en) Method and apparatus for timing adjustment
JPS60229521A (ja) デジタル信号遅延回路
KR100891335B1 (ko) 비트 에러율 측정을 수행 할 수 있는 클럭 발생 장치
EP0136204A2 (en) Control of signal timing apparatus in automatic test systems using minimal memory
KR960003992B1 (ko) 가변지연회로
US4837521A (en) Delay line control system for automatic test equipment
KR100558554B1 (ko) 내부 클럭 발생 장치
JPS6357809B2 (en])
US5703515A (en) Timing generator for testing IC
JP2002016492A (ja) ディジタルｐｌｌパルス発生装置
US11888487B2 (en) Phase interpolation device and multi-phase clock generation device
KR100318595B1 (ko) 클럭펄스지연보상장치
JP4854258B2 (ja) 同期式メモリ装置のデータ出力時点調節方法
JPH08274602A (ja) 可変遅延回路
JP2965049B2 (ja) タイミング発生装置
JP2510973B2 (ja) 半導体試験装置
JP2001108725A (ja) 半導体デバイス試験装置のタイミング位相校正方法・装置
JP2000131392A (ja) バーンイン試験システムにおける試験ボード用回路
JP4866514B2 (ja) 遅延回路、及び試験装置
JPH08160107A (ja) 半導体メモリ試験装置の位相調整回路
JP2641792B2 (ja) 高精度ディレイ回路
JPH0774818B2 (ja) テスターのタイミング信号発生回路
JP2001358902A (ja) 画像処理装置
JP2643523B2 (ja) ビット多重装置
JPH03177110A (ja) テスト装置